








BLOCK DIAGRAM





POWER TREE















LPDDR3 32X1






Power




PMIC






Lithium BAT




eMMC/SPI_FLASH



eMMC socket




SPI_FLASH



AUDIO

HP_JACK




- 5 HBIAS << _____
- 5 HP-DET << _____
- 5 HPOUTL << _____
- 5 HPOUTR << _____
- 5 MIC2N << _____
- 5 MIC2P << _____
- 5 HS-MIC << _____

- 5 EAROUTP << _____
- 5 EAROUTN << _____

- AVCC _____
- VCC-5V _____


USB/T-CARD





R18

VCC-CARD

T-CARD








USB






ChipHD to Pine64

Size A3	Document Number USB/T-CARD	Rev V1.2
Date: Tuesday, January 30, 2018	Sheet 9	of 19






CAMERA




LCD



MIPI-LCD







HSD 10V/3.7V CPT Vcom=4.3V




ChipHD to Pine64

Size A3	Document Number LCD	Rev V1.2
Date: Tuesday, January 30, 2018	Sheet 11	of 19




Euler e Connector




VIDEO




Differential pairs
Z0= 100 ohm



LCD POWER








Backlight




ChipHD to Pine64

WIFI+BT





CTP/IR


IR




CTP




Pi-2 Connector



R18



GMAC-3V




PHY_VDD33

PHY_AVDD33

3.3/2.5V RGMII Power

PHY_VDD33


PHY_VDD25



Reserve for 2.5V RGMII power (if MAC support 2.5V RGMII)

- R80 for 3.3V RGMII
- R81 for 2.5V RGMII (From 3.3-2.5V LDO)
- R82 for 2.5VRGMII (From ACR 2.5V)
- RTL8201FN/EN:GR81(NC) GR82(NC)

For EMI GC27,GC28 must close to pin15 and pin21



RTL8211CN/D/E	GL1	C56	U10	GR65	GR66	GR122	GC41/GC57
Enable switching regulator	○	○	✗	○	✗	✗	○
Disable switching regulator	✗	✗	○	✗	○	○	✗

Note 1: The Trace length between GL1 and Pin 48 must be within 0.5 cm. GC40 and GC41 to G L1 must be within 0.5cm.

RTL8211D/8211CN:GC40 22uF(X5R)
RTL8211E: GC40 4.7uF(X5R)




VDDREG

RTL8211D/8211CN: L1=4.7uH
RTL8211E: L1= 2.2uH

Note 2: The Trace length from C56, C57 to Pin 44,45 must be within 1 cm. The trace width from PHY_AVDD33 to Pin 44,45 should >40mils

PHY_AVDD33




Isolation VDDREG and AVDD33
RTL8201FN/EN:GC56(NC),GC57(NC),GR146(NC)
RTL8211CN/8211D: GC56 22uF(X5R)
RTL8211E: GC56 4.7uF(X5R)

External Power Source

U10,GC69,GC68, GR122,GR120 and GR121 are only used by 8211CN/8211D/8211E application when switching regulator is disabled. For other applications, please remove them.

RESERVE




RTL8201FN/EN :
C40,C41,GL1 is NC
GC33,GC38,GC35,GC37 is NC

C44 close to pin40








PHY_VDD10

C39 close to pin28

Reserve for EMI






ChipHD to Pine64



Configuration Setting

MII/RMII Setting only for RTL8201FN & RTL8201EN PHYAD2 Setting only for RTL8211E





RTL8211CN/8211D/8211E:
GR76,GR78: Config for all capability
GR71,GR74: PHY Address=01 (8211D/8211CN)
GR46,GR71,R74: PHY Address=001 (8211E)
GR69,GR85: Without TX/RX Delay

RTL8201EN:
GR88:MII Interface
GR87:SNII Interface
GR71,GR74: PHY Address=001
Other resistors are NC

RTL8201FN:
R78 : REF CLK Input
R77: REF CLK Output
R69,R71,R74: PHY Address=001
Other resistors are NC

RSET/ENSWREG/CLK125 Co-layout



RGMII/RMII

